Sorry, this listing is no longer accepting applications. Don’t worry, we have more awesome opportunities and internships for you.

Principal ASIC Design Engineer - 1900

Kioxia

Principal ASIC Design Engineer - 1900

San Jose, CA
Full Time
Paid
  • Responsibilities

    Job Description

    KIOXIA America Inc., formerly Toshiba America Inc., is looking for a Principal SSD ASIC Design Engineer in San Jose, CA. Be a part of our exciting global team to design next generation of PCIe & NVMe SSD (Solid-State Storage) SOCs.

    As a key member of the Storage SoC Hardware development team, you will be responsible for creating SSD controller's design specification, RTL design, performance analysis, FW interactions as well as frontend physical implementation. You will work closely with the architecture and FW teams to define system behavior, including the assessment of in-house or 3rd party IPs for the SOC integration.

    RESPONSIBILITIES:

    • Perform detailed analysis of PCIe & NVMe Enterprise SSD requirements
    • Participate in the SSD Controller ASIC HW & FW specification development
    • Implementation of Flash controller SoC, in mapping the architecture concepts into RTL & Firmware implementation

    REQUIREMENTS:

    • Minimum of 15 years of experience in the following domains:
    • Strong experience in SSD controller H/W architecture & design
    • Strong Experience in RTL design, design verification, synthesis & formality
    • Solid experience in PCIe & NVMe interfacing & understand the I/O protocols
    • In-depth knowledge of NAND Flash memories & their operation
    • Understand various ECC codes

    Other:

    • PCIe, NVMe & NVRAM RTL implementation, synthesis & formality check
    • Candidate to support Design Verification & FPGA Validation, teams
    • Investigate controller requirements for Emerging memories such as
    • NAND, MRAM & ReRAM technologies
    • Investigate & participate in the assessment of emerging SSD technologies such as new
    • ECCs (LDPC, BCH) CPUs, Host interfaces, DSP & high-performance protocols
    • Architect automation HW to improve the Data & Command throughput
    • Investigate & analyze the landscape of the Silicon storage systems such as Flash matrix and DP engine

    EDUCATION:

    • M.S.EE or Ph.D. in Electrical Engineering or Computer Science

    REQ# 1900; #LI-SK1; #LI-CB1

  • Qualifications

    Qualifications null Additional Information

    We are an Equal Opportunity Employer including: Minorities/Women/Individuals with Disabilities/Protected