Principal ASIC Lead


Principal ASIC Lead

Irvine, CA
  • Responsibilities

    SpaceX was founded under the belief that a future where humanity is out exploring the stars is fundamentally more exciting than one where we are not. Today SpaceX is actively developing the technologies to make this possible, with the ultimate goal of enabling human life on Mars.



    Responsible for leading a ASIC program and team of ASIC design and verification engineers. Major responsibilities include providing technical leadership, project schedules and tracking, and managing external vendor relationships. Responsibilities include:

    • Participate in the design process starting with high-level conceptual and architectural discussions and ending with micro architecture and design partition within the ASIC.
    • Implement blocks using System Verilog and work with Verification Engineers to design the verification environment.
    • Oversee all aspects of development of the subsystem. For each functional area, collaborate with the local technical lead to assign tasks, monitor progress and track deliverables.
    • Synthesize designs and make sure there are no design rules violations using available lint tools.
    • Clear planning of project stages and identify critical milestones.
    • Work with backend teams to address layout and timing issues and to optimize the area of the circuit.
    • Assist with recruiting, coaching, and/or developing organizational talent.
    • Assist with interfacing with external ASIC vendors and overseeing all associated aspects of backend development including, but not limited to:
      • Floor planning
      • Physical Design
      • DFT
      • STA
      • Power analysis
      • Packaging
    • Promote a culture of innovation, collaboration, high-quality execution in a fast paced development environment


    • BS in Electrical Engineering
    • 10+ years of front-end ASIC experience
    • Must have put a minimum of 3 ASICs into high volume production
    • 4+ years experience managing and leading small teams
    • Previous experience with System Verilog & VHDL coding, Synthesis, Formal Verification, Static Timing Analysis
    • Previous experience with Python, Perl, Shell scripting experience


    • Masters of Science in Electrical Engineering
    • Low power design experience or concepts including power estimation, tradeoffs between varied options, etc.


    • Must be available to work extended hours and weekends as needed


    • To conform to U.S. Government space technology export regulations, applicant must be a U.S. citizen, lawful permanent resident of the U.S., protected individual as defined by 8 U.S.C. 1324b(a)(3), or eligible to obtain the required authorizations from the U.S. Department of State. Learn more about ITAR here.

    SpaceX is an Equal Opportunity Employer; employment with SpaceX is governed on the basis of merit, competence and qualifications and will not be influenced in any manner by race, color, religion, gender, national origin/ethnicity, veteran status, disability status, age, sexual orientation, gender identity, marital status, mental or physical disability or any other legally protected status.

    Applicants wishing to view a copy of SpaceX’s Affirmative Action Plan for veterans and individuals with disabilities, or applicants requiring reasonable accommodation to the application/interview process should notify the Human Resources Department at (310) 363-6000.